

AXI data width converter

A data width converter is a very common component in an AXI subsystem. A typical use case is when many modules share a single physical AXI port, and the different modules use different native data widths. For them to be connected to the physical port they have to be converted to use the width of the physical port.

The width converter manipulates the address channels (AR and AW) to match a specified bus width, and the data channels (R and W) are converted using a gearbox. Since resource utilization is often critical in FPGA projects, Truestream has developed a very efficient IP to perform this operation.

Key features

- Performs upconversion (narrow to wide bus) or downconversion (wide to narrow bus).
- Follows the AXI4 standard.
- Very small logic footprint.
- Achieves almost full utilization of the data channels. There is a one-cycle overhead for each burst.

Format

- Written in VHDL-2008. Can be used in any design targeting any vendor.
- Delivery contains human-readable source code, testbenches, and technical documentation.

Resource utilization

The design is highly area optimized, while remaining portable. Below is a comparison with a competitor's AXI data width converter implementation, when targeting a Xilinx 7-series device.

			-			
AXI read conversion, 32 to 64				AXI read conversi <mark>on, 64 to 3</mark> 2		
	Truestream	Competitor			Truestream	Competitor
LUT FF	99 238	221 364		LUT FF	179 374	378 465
AXI write conversion, 32 to 64				AXI write conversion, 64 to 32		
	Truestream	Competitor			Truestream	Competitor
LUT FF	106 243	258 307		LUT FF	199 382	431 463

Address

Truestream AB Teknikringen 8D 583 30 Linköping

Contact info@truestream.se www.truestream.se

VAT number SE559166520201